277 lines
8.7 KiB
C
277 lines
8.7 KiB
C
|
#ifndef __ALPHA_PCI_H
|
||
|
|
#define __ALPHA_PCI_H
|
||
|
|
|
||
|
|
#ifdef __KERNEL__
|
||
|
|
|
||
|
|
#include <linux/spinlock.h>
|
||
|
|
#include <linux/dma-mapping.h>
|
||
|
|
#include <asm/scatterlist.h>
|
||
|
|
#include <asm/machvec.h>
|
||
|
|
|
||
|
|
/*
|
||
|
|
* The following structure is used to manage multiple PCI busses.
|
||
|
|
*/
|
||
|
|
|
||
|
|
struct pci_dev;
|
||
|
|
struct pci_bus;
|
||
|
|
struct resource;
|
||
|
|
struct pci_iommu_arena;
|
||
|
|
struct page;
|
||
|
|
|
||
|
|
/* A controller. Used to manage multiple PCI busses. */
|
||
|
|
|
||
|
|
struct pci_controller {
|
||
|
|
struct pci_controller *next;
|
||
|
|
struct pci_bus *bus;
|
||
|
|
struct resource *io_space;
|
||
|
|
struct resource *mem_space;
|
||
|
|
|
||
|
|
/* The following are for reporting to userland. The invariant is
|
||
|
|
that if we report a BWX-capable dense memory, we do not report
|
||
|
|
a sparse memory at all, even if it exists. */
|
||
|
|
unsigned long sparse_mem_base;
|
||
|
|
unsigned long dense_mem_base;
|
||
|
|
unsigned long sparse_io_base;
|
||
|
|
unsigned long dense_io_base;
|
||
|
|
|
||
|
|
/* This one's for the kernel only. It's in KSEG somewhere. */
|
||
|
|
unsigned long config_space_base;
|
||
|
|
|
||
|
|
unsigned int index;
|
||
|
|
/* For compatibility with current (as of July 2003) pciutils
|
||
|
|
and XFree86. Eventually will be removed. */
|
||
|
|
unsigned int need_domain_info;
|
||
|
|
|
||
|
|
struct pci_iommu_arena *sg_pci;
|
||
|
|
struct pci_iommu_arena *sg_isa;
|
||
|
|
|
||
|
|
void *sysdata;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Override the logic in pci_scan_bus for skipping already-configured
|
||
|
|
bus numbers. */
|
||
|
|
|
||
|
|
#define pcibios_assign_all_busses() 1
|
||
|
|
|
||
|
|
#define PCIBIOS_MIN_IO alpha_mv.min_io_address
|
||
|
|
#define PCIBIOS_MIN_MEM alpha_mv.min_mem_address
|
||
|
|
|
||
|
|
extern void pcibios_set_master(struct pci_dev *dev);
|
||
|
|
|
||
|
|
extern inline void pcibios_penalize_isa_irq(int irq, int active)
|
||
|
|
{
|
||
|
|
/* We don't do dynamic PCI IRQ allocation */
|
||
|
|
}
|
||
|
|
|
||
|
|
/* IOMMU controls. */
|
||
|
|
|
||
|
|
/* The PCI address space does not equal the physical memory address space.
|
||
|
|
The networking and block device layers use this boolean for bounce buffer
|
||
|
|
decisions. */
|
||
|
|
#define PCI_DMA_BUS_IS_PHYS 0
|
||
|
|
|
||
|
|
/* Allocate and map kernel buffer using consistent mode DMA for PCI
|
||
|
|
device. Returns non-NULL cpu-view pointer to the buffer if
|
||
|
|
successful and sets *DMA_ADDRP to the pci side dma address as well,
|
||
|
|
else DMA_ADDRP is undefined. */
|
||
|
|
|
||
|
|
extern void *__pci_alloc_consistent(struct pci_dev *, size_t,
|
||
|
|
dma_addr_t *, gfp_t);
|
||
|
|
static inline void *
|
||
|
|
pci_alloc_consistent(struct pci_dev *dev, size_t size, dma_addr_t *dma)
|
||
|
|
{
|
||
|
|
return __pci_alloc_consistent(dev, size, dma, GFP_ATOMIC);
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Free and unmap a consistent DMA buffer. CPU_ADDR and DMA_ADDR must
|
||
|
|
be values that were returned from pci_alloc_consistent. SIZE must
|
||
|
|
be the same as what as passed into pci_alloc_consistent.
|
||
|
|
References to the memory and mappings associated with CPU_ADDR or
|
||
|
|
DMA_ADDR past this call are illegal. */
|
||
|
|
|
||
|
|
extern void pci_free_consistent(struct pci_dev *, size_t, void *, dma_addr_t);
|
||
|
|
|
||
|
|
/* Map a single buffer of the indicate size for PCI DMA in streaming mode.
|
||
|
|
The 32-bit PCI bus mastering address to use is returned. Once the device
|
||
|
|
is given the dma address, the device owns this memory until either
|
||
|
|
pci_unmap_single or pci_dma_sync_single_for_cpu is performed. */
|
||
|
|
|
||
|
|
extern dma_addr_t pci_map_single(struct pci_dev *, void *, size_t, int);
|
||
|
|
|
||
|
|
/* Likewise, but for a page instead of an address. */
|
||
|
|
extern dma_addr_t pci_map_page(struct pci_dev *, struct page *,
|
||
|
|
unsigned long, size_t, int);
|
||
|
|
|
||
|
|
/* Test for pci_map_single or pci_map_page having generated an error. */
|
||
|
|
|
||
|
|
static inline int
|
||
|
|
pci_dma_mapping_error(struct pci_dev *pdev, dma_addr_t dma_addr)
|
||
|
|
{
|
||
|
|
return dma_addr == 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Unmap a single streaming mode DMA translation. The DMA_ADDR and
|
||
|
|
SIZE must match what was provided for in a previous pci_map_single
|
||
|
|
call. All other usages are undefined. After this call, reads by
|
||
|
|
the cpu to the buffer are guaranteed to see whatever the device
|
||
|
|
wrote there. */
|
||
|
|
|
||
|
|
extern void pci_unmap_single(struct pci_dev *, dma_addr_t, size_t, int);
|
||
|
|
extern void pci_unmap_page(struct pci_dev *, dma_addr_t, size_t, int);
|
||
|
|
|
||
|
|
/* pci_unmap_{single,page} is not a nop, thus... */
|
||
|
|
#define DECLARE_PCI_UNMAP_ADDR(ADDR_NAME) \
|
||
|
|
dma_addr_t ADDR_NAME;
|
||
|
|
#define DECLARE_PCI_UNMAP_LEN(LEN_NAME) \
|
||
|
|
__u32 LEN_NAME;
|
||
|
|
#define pci_unmap_addr(PTR, ADDR_NAME) \
|
||
|
|
((PTR)->ADDR_NAME)
|
||
|
|
#define pci_unmap_addr_set(PTR, ADDR_NAME, VAL) \
|
||
|
|
(((PTR)->ADDR_NAME) = (VAL))
|
||
|
|
#define pci_unmap_len(PTR, LEN_NAME) \
|
||
|
|
((PTR)->LEN_NAME)
|
||
|
|
#define pci_unmap_len_set(PTR, LEN_NAME, VAL) \
|
||
|
|
(((PTR)->LEN_NAME) = (VAL))
|
||
|
|
|
||
|
|
/* Map a set of buffers described by scatterlist in streaming mode for
|
||
|
|
PCI DMA. This is the scatter-gather version of the above
|
||
|
|
pci_map_single interface. Here the scatter gather list elements
|
||
|
|
are each tagged with the appropriate PCI dma address and length.
|
||
|
|
They are obtained via sg_dma_{address,length}(SG).
|
||
|
|
|
||
|
|
NOTE: An implementation may be able to use a smaller number of DMA
|
||
|
|
address/length pairs than there are SG table elements. (for
|
||
|
|
example via virtual mapping capabilities) The routine returns the
|
||
|
|
number of addr/length pairs actually used, at most nents.
|
||
|
|
|
||
|
|
Device ownership issues as mentioned above for pci_map_single are
|
||
|
|
the same here. */
|
||
|
|
|
||
|
|
extern int pci_map_sg(struct pci_dev *, struct scatterlist *, int, int);
|
||
|
|
|
||
|
|
/* Unmap a set of streaming mode DMA translations. Again, cpu read
|
||
|
|
rules concerning calls here are the same as for pci_unmap_single()
|
||
|
|
above. */
|
||
|
|
|
||
|
|
extern void pci_unmap_sg(struct pci_dev *, struct scatterlist *, int, int);
|
||
|
|
|
||
|
|
/* Make physical memory consistent for a single streaming mode DMA
|
||
|
|
translation after a transfer and device currently has ownership
|
||
|
|
of the buffer.
|
||
|
|
|
||
|
|
If you perform a pci_map_single() but wish to interrogate the
|
||
|
|
buffer using the cpu, yet do not wish to teardown the PCI dma
|
||
|
|
mapping, you must call this function before doing so. At the next
|
||
|
|
point you give the PCI dma address back to the card, you must first
|
||
|
|
perform a pci_dma_sync_for_device, and then the device again owns
|
||
|
|
the buffer. */
|
||
|
|
|
||
|
|
static inline void
|
||
|
|
pci_dma_sync_single_for_cpu(struct pci_dev *dev, dma_addr_t dma_addr,
|
||
|
|
long size, int direction)
|
||
|
|
{
|
||
|
|
/* Nothing to do. */
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline void
|
||
|
|
pci_dma_sync_single_for_device(struct pci_dev *dev, dma_addr_t dma_addr,
|
||
|
|
size_t size, int direction)
|
||
|
|
{
|
||
|
|
/* Nothing to do. */
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Make physical memory consistent for a set of streaming mode DMA
|
||
|
|
translations after a transfer. The same as pci_dma_sync_single_*
|
||
|
|
but for a scatter-gather list, same rules and usage. */
|
||
|
|
|
||
|
|
static inline void
|
||
|
|
pci_dma_sync_sg_for_cpu(struct pci_dev *dev, struct scatterlist *sg,
|
||
|
|
int nents, int direction)
|
||
|
|
{
|
||
|
|
/* Nothing to do. */
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline void
|
||
|
|
pci_dma_sync_sg_for_device(struct pci_dev *dev, struct scatterlist *sg,
|
||
|
|
int nents, int direction)
|
||
|
|
{
|
||
|
|
/* Nothing to do. */
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Return whether the given PCI device DMA address mask can
|
||
|
|
be supported properly. For example, if your device can
|
||
|
|
only drive the low 24-bits during PCI bus mastering, then
|
||
|
|
you would pass 0x00ffffff as the mask to this function. */
|
||
|
|
|
||
|
|
extern int pci_dma_supported(struct pci_dev *hwdev, u64 mask);
|
||
|
|
|
||
|
|
#ifdef CONFIG_PCI
|
||
|
|
static inline void pci_dma_burst_advice(struct pci_dev *pdev,
|
||
|
|
enum pci_dma_burst_strategy *strat,
|
||
|
|
unsigned long *strategy_parameter)
|
||
|
|
{
|
||
|
|
unsigned long cacheline_size;
|
||
|
|
u8 byte;
|
||
|
|
|
||
|
|
pci_read_config_byte(pdev, PCI_CACHE_LINE_SIZE, &byte);
|
||
|
|
if (byte == 0)
|
||
|
|
cacheline_size = 1024;
|
||
|
|
else
|
||
|
|
cacheline_size = (int) byte * 4;
|
||
|
|
|
||
|
|
*strat = PCI_DMA_BURST_BOUNDARY;
|
||
|
|
*strategy_parameter = cacheline_size;
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* TODO: integrate with include/asm-generic/pci.h ? */
|
||
|
|
static inline int pci_get_legacy_ide_irq(struct pci_dev *dev, int channel)
|
||
|
|
{
|
||
|
|
return channel ? 15 : 14;
|
||
|
|
}
|
||
|
|
|
||
|
|
extern void pcibios_resource_to_bus(struct pci_dev *, struct pci_bus_region *,
|
||
|
|
struct resource *);
|
||
|
|
|
||
|
|
extern void pcibios_bus_to_resource(struct pci_dev *dev, struct resource *res,
|
||
|
|
struct pci_bus_region *region);
|
||
|
|
|
||
|
|
#define pci_domain_nr(bus) ((struct pci_controller *)(bus)->sysdata)->index
|
||
|
|
|
||
|
|
static inline int pci_proc_domain(struct pci_bus *bus)
|
||
|
|
{
|
||
|
|
struct pci_controller *hose = bus->sysdata;
|
||
|
|
return hose->need_domain_info;
|
||
|
|
}
|
||
|
|
|
||
|
|
struct pci_dev *alpha_gendev_to_pci(struct device *dev);
|
||
|
|
|
||
|
|
#endif /* __KERNEL__ */
|
||
|
|
|
||
|
|
/* Values for the `which' argument to sys_pciconfig_iobase. */
|
||
|
|
#define IOBASE_HOSE 0
|
||
|
|
#define IOBASE_SPARSE_MEM 1
|
||
|
|
#define IOBASE_DENSE_MEM 2
|
||
|
|
#define IOBASE_SPARSE_IO 3
|
||
|
|
#define IOBASE_DENSE_IO 4
|
||
|
|
#define IOBASE_ROOT_BUS 5
|
||
|
|
#define IOBASE_FROM_HOSE 0x10000
|
||
|
|
|
||
|
|
extern struct pci_dev *isa_bridge;
|
||
|
|
|
||
|
|
extern int pci_legacy_read(struct pci_bus *bus, loff_t port, u32 *val,
|
||
|
|
size_t count);
|
||
|
|
extern int pci_legacy_write(struct pci_bus *bus, loff_t port, u32 val,
|
||
|
|
size_t count);
|
||
|
|
extern int pci_mmap_legacy_page_range(struct pci_bus *bus,
|
||
|
|
struct vm_area_struct *vma,
|
||
|
|
enum pci_mmap_state mmap_state);
|
||
|
|
extern void pci_adjust_legacy_attr(struct pci_bus *bus,
|
||
|
|
enum pci_mmap_state mmap_type);
|
||
|
|
#define HAVE_PCI_LEGACY 1
|
||
|
|
|
||
|
|
extern int pci_create_resource_files(struct pci_dev *dev);
|
||
|
|
extern void pci_remove_resource_files(struct pci_dev *dev);
|
||
|
|
|
||
|
|
#endif /* __ALPHA_PCI_H */
|