93 lines
3.4 KiB
C
93 lines
3.4 KiB
C
|
/**************************************************************************
|
||
|
|
*
|
||
|
|
* Copyright (c) 2006-2009 VMware, Inc., Palo Alto, CA., USA
|
||
|
|
* All Rights Reserved.
|
||
|
|
*
|
||
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
||
|
|
* copy of this software and associated documentation files (the
|
||
|
|
* "Software"), to deal in the Software without restriction, including
|
||
|
|
* without limitation the rights to use, copy, modify, merge, publish,
|
||
|
|
* distribute, sub license, and/or sell copies of the Software, and to
|
||
|
|
* permit persons to whom the Software is furnished to do so, subject to
|
||
|
|
* the following conditions:
|
||
|
|
*
|
||
|
|
* The above copyright notice and this permission notice (including the
|
||
|
|
* next paragraph) shall be included in all copies or substantial portions
|
||
|
|
* of the Software.
|
||
|
|
*
|
||
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
|
||
|
|
* THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
|
||
|
|
* DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
|
||
|
|
* OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
|
||
|
|
* USE OR OTHER DEALINGS IN THE SOFTWARE.
|
||
|
|
*
|
||
|
|
**************************************************************************/
|
||
|
|
/*
|
||
|
|
* Authors: Thomas Hellstrom <thellstrom-at-vmware-dot-com>
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _TTM_PLACEMENT_H_
|
||
|
|
#define _TTM_PLACEMENT_H_
|
||
|
|
/*
|
||
|
|
* Memory regions for data placement.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#define TTM_PL_SYSTEM 0
|
||
|
|
#define TTM_PL_TT 1
|
||
|
|
#define TTM_PL_VRAM 2
|
||
|
|
#define TTM_PL_PRIV0 3
|
||
|
|
#define TTM_PL_PRIV1 4
|
||
|
|
#define TTM_PL_PRIV2 5
|
||
|
|
#define TTM_PL_PRIV3 6
|
||
|
|
#define TTM_PL_PRIV4 7
|
||
|
|
#define TTM_PL_PRIV5 8
|
||
|
|
#define TTM_PL_SWAPPED 15
|
||
|
|
|
||
|
|
#define TTM_PL_FLAG_SYSTEM (1 << TTM_PL_SYSTEM)
|
||
|
|
#define TTM_PL_FLAG_TT (1 << TTM_PL_TT)
|
||
|
|
#define TTM_PL_FLAG_VRAM (1 << TTM_PL_VRAM)
|
||
|
|
#define TTM_PL_FLAG_PRIV0 (1 << TTM_PL_PRIV0)
|
||
|
|
#define TTM_PL_FLAG_PRIV1 (1 << TTM_PL_PRIV1)
|
||
|
|
#define TTM_PL_FLAG_PRIV2 (1 << TTM_PL_PRIV2)
|
||
|
|
#define TTM_PL_FLAG_PRIV3 (1 << TTM_PL_PRIV3)
|
||
|
|
#define TTM_PL_FLAG_PRIV4 (1 << TTM_PL_PRIV4)
|
||
|
|
#define TTM_PL_FLAG_PRIV5 (1 << TTM_PL_PRIV5)
|
||
|
|
#define TTM_PL_FLAG_SWAPPED (1 << TTM_PL_SWAPPED)
|
||
|
|
#define TTM_PL_MASK_MEM 0x0000FFFF
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Other flags that affects data placement.
|
||
|
|
* TTM_PL_FLAG_CACHED indicates cache-coherent mappings
|
||
|
|
* if available.
|
||
|
|
* TTM_PL_FLAG_SHARED means that another application may
|
||
|
|
* reference the buffer.
|
||
|
|
* TTM_PL_FLAG_NO_EVICT means that the buffer may never
|
||
|
|
* be evicted to make room for other buffers.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#define TTM_PL_FLAG_CACHED (1 << 16)
|
||
|
|
#define TTM_PL_FLAG_UNCACHED (1 << 17)
|
||
|
|
#define TTM_PL_FLAG_WC (1 << 18)
|
||
|
|
#define TTM_PL_FLAG_SHARED (1 << 20)
|
||
|
|
#define TTM_PL_FLAG_NO_EVICT (1 << 21)
|
||
|
|
|
||
|
|
#define TTM_PL_MASK_CACHING (TTM_PL_FLAG_CACHED | \
|
||
|
|
TTM_PL_FLAG_UNCACHED | \
|
||
|
|
TTM_PL_FLAG_WC)
|
||
|
|
|
||
|
|
#define TTM_PL_MASK_MEMTYPE (TTM_PL_MASK_MEM | TTM_PL_MASK_CACHING)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Access flags to be used for CPU- and GPU- mappings.
|
||
|
|
* The idea is that the TTM synchronization mechanism will
|
||
|
|
* allow concurrent READ access and exclusive write access.
|
||
|
|
* Currently GPU- and CPU accesses are exclusive.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#define TTM_ACCESS_READ (1 << 0)
|
||
|
|
#define TTM_ACCESS_WRITE (1 << 1)
|
||
|
|
|
||
|
|
#endif
|