48 lines
1.3 KiB
C
48 lines
1.3 KiB
C
|
/*
|
||
|
|
* arch/arm/mach-ixp2000/include/mach/uncompress.h
|
||
|
|
*
|
||
|
|
*
|
||
|
|
* Original Author: Naeem Afzal <naeem.m.afzal@intel.com>
|
||
|
|
* Maintainer: Deepak Saxena <dsaxena@plexity.net>
|
||
|
|
*
|
||
|
|
* Copyright 2002 Intel Corp.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify it
|
||
|
|
* under the terms of the GNU General Public License as published by the
|
||
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
||
|
|
* option) any later version.
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <linux/serial_reg.h>
|
||
|
|
|
||
|
|
#define UART_BASE 0xc0030000
|
||
|
|
|
||
|
|
#define PHYS(x) ((volatile unsigned long *)(UART_BASE + x))
|
||
|
|
|
||
|
|
#define UARTDR PHYS(0x00) /* Transmit reg dlab=0 */
|
||
|
|
#define UARTDLL PHYS(0x00) /* Divisor Latch reg dlab=1*/
|
||
|
|
#define UARTDLM PHYS(0x04) /* Divisor Latch reg dlab=1*/
|
||
|
|
#define UARTIER PHYS(0x04) /* Interrupt enable reg */
|
||
|
|
#define UARTFCR PHYS(0x08) /* FIFO control reg dlab =0*/
|
||
|
|
#define UARTLCR PHYS(0x0c) /* Control reg */
|
||
|
|
#define UARTSR PHYS(0x14) /* Status reg */
|
||
|
|
|
||
|
|
|
||
|
|
static inline void putc(int c)
|
||
|
|
{
|
||
|
|
int j = 0x1000;
|
||
|
|
|
||
|
|
while (--j && !(*UARTSR & UART_LSR_THRE))
|
||
|
|
barrier();
|
||
|
|
|
||
|
|
*UARTDR = c;
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline void flush(void)
|
||
|
|
{
|
||
|
|
}
|
||
|
|
|
||
|
|
#define arch_decomp_setup()
|
||
|
|
#define arch_decomp_wdog()
|