146 lines
3.9 KiB
C
146 lines
3.9 KiB
C
|
/*
|
||
|
|
*
|
||
|
|
* 2.6 port, Embedded Alley Solutions, Inc
|
||
|
|
*
|
||
|
|
* Based on Per Hallsmark, per.hallsmark@mvista.com
|
||
|
|
*
|
||
|
|
* This program is free software; you can distribute it and/or modify it
|
||
|
|
* under the terms of the GNU General Public License (Version 2) as
|
||
|
|
* published by the Free Software Foundation.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
||
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
||
|
|
* for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License along
|
||
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
||
|
|
* 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
|
||
|
|
*/
|
||
|
|
#include <linux/init.h>
|
||
|
|
#include <linux/sched.h>
|
||
|
|
#include <linux/ioport.h>
|
||
|
|
#include <linux/irq.h>
|
||
|
|
#include <linux/mm.h>
|
||
|
|
#include <linux/delay.h>
|
||
|
|
#include <linux/interrupt.h>
|
||
|
|
#include <linux/serial_pnx8xxx.h>
|
||
|
|
#include <linux/pm.h>
|
||
|
|
|
||
|
|
#include <asm/cpu.h>
|
||
|
|
#include <asm/bootinfo.h>
|
||
|
|
#include <asm/irq.h>
|
||
|
|
#include <asm/mipsregs.h>
|
||
|
|
#include <asm/reboot.h>
|
||
|
|
#include <asm/pgtable.h>
|
||
|
|
#include <asm/time.h>
|
||
|
|
|
||
|
|
#include <glb.h>
|
||
|
|
#include <int.h>
|
||
|
|
#include <pci.h>
|
||
|
|
#include <uart.h>
|
||
|
|
#include <nand.h>
|
||
|
|
|
||
|
|
extern void __init board_setup(void);
|
||
|
|
extern void pnx8550_machine_restart(char *);
|
||
|
|
extern void pnx8550_machine_halt(void);
|
||
|
|
extern void pnx8550_machine_power_off(void);
|
||
|
|
extern struct resource ioport_resource;
|
||
|
|
extern struct resource iomem_resource;
|
||
|
|
extern char *prom_getcmdline(void);
|
||
|
|
|
||
|
|
struct resource standard_io_resources[] = {
|
||
|
|
{
|
||
|
|
.start = 0x00,
|
||
|
|
.end = 0x1f,
|
||
|
|
.name = "dma1",
|
||
|
|
.flags = IORESOURCE_BUSY
|
||
|
|
}, {
|
||
|
|
.start = 0x40,
|
||
|
|
.end = 0x5f,
|
||
|
|
.name = "timer",
|
||
|
|
.flags = IORESOURCE_BUSY
|
||
|
|
}, {
|
||
|
|
.start = 0x80,
|
||
|
|
.end = 0x8f,
|
||
|
|
.name = "dma page reg",
|
||
|
|
.flags = IORESOURCE_BUSY
|
||
|
|
}, {
|
||
|
|
.start = 0xc0,
|
||
|
|
.end = 0xdf,
|
||
|
|
.name = "dma2",
|
||
|
|
.flags = IORESOURCE_BUSY
|
||
|
|
},
|
||
|
|
};
|
||
|
|
|
||
|
|
#define STANDARD_IO_RESOURCES ARRAY_SIZE(standard_io_resources)
|
||
|
|
|
||
|
|
extern struct resource pci_io_resource;
|
||
|
|
extern struct resource pci_mem_resource;
|
||
|
|
|
||
|
|
/* Return the total size of DRAM-memory, (RANK0 + RANK1) */
|
||
|
|
unsigned long get_system_mem_size(void)
|
||
|
|
{
|
||
|
|
/* Read IP2031_RANK0_ADDR_LO */
|
||
|
|
unsigned long dram_r0_lo = inl(PCI_BASE | 0x65010);
|
||
|
|
/* Read IP2031_RANK1_ADDR_HI */
|
||
|
|
unsigned long dram_r1_hi = inl(PCI_BASE | 0x65018);
|
||
|
|
|
||
|
|
return dram_r1_hi - dram_r0_lo + 1;
|
||
|
|
}
|
||
|
|
|
||
|
|
int pnx8550_console_port = -1;
|
||
|
|
|
||
|
|
void __init plat_mem_setup(void)
|
||
|
|
{
|
||
|
|
int i;
|
||
|
|
char* argptr;
|
||
|
|
|
||
|
|
board_setup(); /* board specific setup */
|
||
|
|
|
||
|
|
_machine_restart = pnx8550_machine_restart;
|
||
|
|
_machine_halt = pnx8550_machine_halt;
|
||
|
|
pm_power_off = pnx8550_machine_power_off;
|
||
|
|
|
||
|
|
/* Clear the Global 2 Register, PCI Inta Output Enable Registers
|
||
|
|
Bit 1:Enable DAC Powerdown
|
||
|
|
-> 0:DACs are enabled and are working normally
|
||
|
|
1:DACs are powerdown
|
||
|
|
Bit 0:Enable of PCI inta output
|
||
|
|
-> 0 = Disable PCI inta output
|
||
|
|
1 = Enable PCI inta output
|
||
|
|
*/
|
||
|
|
PNX8550_GLB2_ENAB_INTA_O = 0;
|
||
|
|
|
||
|
|
/* IO/MEM resources. */
|
||
|
|
set_io_port_base(PNX8550_PORT_BASE);
|
||
|
|
ioport_resource.start = 0;
|
||
|
|
ioport_resource.end = ~0;
|
||
|
|
iomem_resource.start = 0;
|
||
|
|
iomem_resource.end = ~0;
|
||
|
|
|
||
|
|
/* Request I/O space for devices on this board */
|
||
|
|
for (i = 0; i < STANDARD_IO_RESOURCES; i++)
|
||
|
|
request_resource(&ioport_resource, standard_io_resources + i);
|
||
|
|
|
||
|
|
/* Place the Mode Control bit for GPIO pin 16 in primary function */
|
||
|
|
/* Pin 16 is used by UART1, UA1_TX */
|
||
|
|
outl((PNX8550_GPIO_MODE_PRIMOP << PNX8550_GPIO_MC_16_BIT) |
|
||
|
|
(PNX8550_GPIO_MODE_PRIMOP << PNX8550_GPIO_MC_17_BIT),
|
||
|
|
PNX8550_GPIO_MC1);
|
||
|
|
|
||
|
|
argptr = prom_getcmdline();
|
||
|
|
if ((argptr = strstr(argptr, "console=ttyS")) != NULL) {
|
||
|
|
argptr += strlen("console=ttyS");
|
||
|
|
pnx8550_console_port = *argptr == '0' ? 0 : 1;
|
||
|
|
|
||
|
|
/* We must initialize the UART (console) before early printk */
|
||
|
|
/* Set LCR to 8-bit and BAUD to 38400 (no 5) */
|
||
|
|
ip3106_lcr(UART_BASE, pnx8550_console_port) =
|
||
|
|
PNX8XXX_UART_LCR_8BIT;
|
||
|
|
ip3106_baud(UART_BASE, pnx8550_console_port) = 5;
|
||
|
|
}
|
||
|
|
|
||
|
|
return;
|
||
|
|
}
|