1
0
mirror of https://github.com/DigitalDevices/dddvb.git synced 2023-10-10 13:37:43 +02:00
Commit Graph

341 Commits

Author SHA1 Message Date
none
e863a2037a add byte array to union 2021-03-18 13:47:45 +01:00
none
92cd675f5d move ddbridge ioctls to separate file 2021-03-18 12:39:41 +01:00
none
dda8698514 add timeout status 2021-03-18 10:45:53 +01:00
none
fc9a89c870 add per demod lock for more fine-grained locking 2021-03-18 10:44:11 +01:00
none
4b0a0c4ff2 allow explicit setting of roll-off 2021-03-18 10:39:07 +01:00
none
c3c734b0e8 remove unsused variables and code 2021-03-11 23:23:30 +01:00
none
8380cb185f change direct_mode to module parameter 2021-03-11 23:22:03 +01:00
none
f9eb03a065 remove unused entries 2021-03-11 23:20:31 +01:00
none
f8c97ad3d6 remove init dump, cannot access regs directly on all platforms 2021-03-11 22:43:12 +01:00
none
de0e970999 change input locked in fmode=4 and do not send emulated sequence as diseqc 2021-03-11 22:31:52 +01:00
none
cf35c3038b only get status if demod started 2021-03-10 22:03:56 +01:00
none
a2d39f90d5 add module parameter for disabling voltage output in Max cards. 2021-03-09 20:21:09 +01:00
none
7af71dfdcb lock ldpc bitrate adjustment to prevent race condition during tuner stop 2021-03-09 14:23:06 +01:00
none
b025599e9f dump more buffer bytes in case of misalignment 2021-03-01 12:58:54 +01:00
none
9028e75f63 always use unaligned processing if detected once 2021-03-01 12:58:21 +01:00
none
177e6b0fd6 check if memory is aligned to 4K 2021-03-01 12:57:45 +01:00
none
de82a50b4e Set allocated memory to zero. 2021-03-01 12:57:20 +01:00
none
01ca1b8805 Detect and report TS misalignment and switch to unaligned processing. 2021-02-25 14:58:42 +01:00
none
28e09191af Do not attach dummy with dvb attach. 2021-02-25 14:57:33 +01:00
none
abb2c56ddc output overflow as warning 2021-02-24 20:30:45 +01:00
none
c6ada48892 remove check for MCI base 2021-02-24 20:27:42 +01:00
none
baf6a090b8 use packet loss function 2021-02-24 20:25:27 +01:00
none
d259d69808 add packet loss function 2021-02-24 20:24:14 +01:00
none
f72c7b2256 print MCI info 2021-02-24 20:22:36 +01:00
none
c82c9d3218 old GCC does not like init in struct 2021-02-24 20:22:08 +01:00
none
1598ab98bc print MCI information at init 2021-02-24 20:21:57 +01:00
none
ea41e57ba3 disable master at driver shutdown 2021-02-24 20:17:50 +01:00
none
37eb11fb4b set iq_mode to 2 in start_iq() 2021-02-09 17:40:49 +01:00
none
a276a370cb always return lock with SDR mode 2021-02-09 17:30:48 +01:00
none
e5e6e44b76 forgot isi 2021-02-02 16:44:03 +01:00
none
cfbe430b4a more flags in SDR mode 2021-02-01 21:30:52 +01:00
none
2a1b96a6ad correct FSM4 name 2021-02-01 21:30:23 +01:00
rjkm
cbfd9b18ea report back inversion state 2021-01-13 14:59:27 +01:00
rjkm
bfa8cec850 always use the copy loop with 32bit accesses
64bit access produces errors on some platforms
2021-01-13 14:56:57 +01:00
rjkm
e413baeab9 fix error for unaligned accesses 2021-01-13 14:56:22 +01:00
rjkm
4b053c68ef use F output as default 2020-12-01 16:00:17 +01:00
rjkm
46a4f7476a support new SDR modulator image with MCI 2020-12-01 15:58:35 +01:00
rjkm
65b3128cbe allow 64 bit consisten mem addresses 2020-12-01 15:57:31 +01:00
rjkm
22c52fbf86 how partial isdbs lock 2020-12-01 15:56:21 +01:00
rjkm
d2e6c9b2cb add fallback 2020-11-10 15:42:56 +01:00
rjkm
55aec3cf72 remove unneeded include 2020-11-10 15:42:56 +01:00
rjkm
310a5e0f05 add some symbol rate modes 2020-11-10 15:42:56 +01:00
rjkm
a375cd1716 remove debug mesage 2020-11-10 15:42:56 +01:00
rjkm
e0e9b82f5a add link to mci_base to ddb_link 2020-11-10 15:42:56 +01:00
rjkm
527f6a47a3 adapt to latest upstream header file 2020-11-10 15:42:56 +01:00
none
b46b89d4b5 return no modulation for DVB-S2X modes, no defines available in LINUX API yet 2020-11-10 15:42:56 +01:00
none
7f19a0c04b adapt to current mainline kernel dvb-core 2020-08-29 15:32:42 +02:00
none
dc300198a9 rest of raw support ... 2020-08-29 15:18:59 +02:00
none
4747cbd553 fix init 2020-08-29 14:59:45 +02:00
none
ddac58d082 add raw mode, selected either via module option or input parameter 2020-08-29 14:57:02 +02:00